Printed at Universitätsrechenzentrum Leipzig, March 2006

DS 24.35 Exchange polarization coupling in wurtzite-perovskite oxide interfaces: New concepts for electronic device heterostructures?

V. M. Voora¹, N. Ashkenov¹, T. Hofmann², H. Hochmuth¹, M. Lorenz¹, M. Grundmann¹, M. Schubert²

 ¹ Institut f
ür Experimentelle Physik II, Universit
ät Leipzig, Linnéstr. 5, 04103 Leipzig, Germany
 ² Department of Electrical Engineering and Center for Materials Research and Analysis, University of Nebraska-Lincoln, Lincoln, NE 68588-0511, U.S.A.

Ellipsometry Nebraska Votegour Nebraska Lincoln





1E-8

bias voltage step: 10 mV bottom Pt-grounded bias voltage step: 10 mV bottom Pt-grounded bias voltage step: 10 mV hysteresis loop due to built-in interface charge, (switchable) barrier height between BTO/ZnO, and ferroelectric polarization reversal

Double Wurtzite-Perovskite Interface: Pt/ZnO/BaTiO₃/ZnO/Pt/Si: Bistable capacitance with memory



bias voltage path: -5 V -> +5 V -> -5 V

1E-8